ScholarWorks@성균관대학교

초록

The paper presents a power- and area-efficient integrator-based sub-baud-rate (SBR) receiver (RX) with a mux-embedded reference-changing sense amplifier (MRSA). The proposed RX utilizes fewer circuit components by eliminating multiplexors and reducing the number of sense amplifiers to half, thereby minimizing power consumption and area. The proposed RX was designed in a 28-nm CMOS process. The performance evaluation results indicate that it can operate up to 16 Gbps with a power consumption of 5.42 mW, resulting in a 23.01% power reduction and a 16.41% area reduction compared to the conventional design.

키워드